DS05-11329-2E

MEMORY cmos 1 M × 16 BIT FAST PAGE MODE DYNAMIC RAM

MB8116160B-50/-60

CMOS 1,048,576 × 16 Bit Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB8116160B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB8116160B features a "fast page" mode of operation whereby high-speed random access of up to 256 bits of data within the same row can be selected. The MB8116160B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116160B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8116160B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116160B are not critical and all inputs are TTL compatible.


■ PRODUCT LINE & FEATURES

| Param | eter | MB8116160B-50 | MB8116160B-60 | | |
|--------------------------|-------------------|---|---------------|--|--|
| RAS Access Time | | 50 ns max. | 60 ns max. | | |
| Random Cycle Time | | 90 ns min. | 110 ns min. | | |
| Address Access Time | | 25 ns max. | 30 ns max. | | |
| CAS Access Time | | 15 ns max. | 15 ns max. | | |
| Fast Page Mode Cycle Tim | е | 35 ns min. | 40 ns min. | | |
| Low Power Discipation | Operating current | 660 mW max. | 550 mW max. | | |
| Low Power Dissipation | Standby current | 11 mW max. (TTL level)/5.5 mW max. (CMOS level) | | | |

- 1,048,576 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 4,096 refresh cycles every 65.6 ms

- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


■ PACKAGE




Package and Ordering Information


- 42-pin plastic (400 mil) SOJ, order as MB8116160B-xxPJ
- 50-pin plastic (400 mil) TSOP(II) with normal bend leads, order as MB8116160B- $\!\times\!\!\times\!$ PFTN

■ PIN ASSIGNMENTS AND DESCRIPTIONS



| Designator | Function | | | |
|-------------------------------------|---|--|--|--|
| A ₀ to A ₁₁ | Address inputs row : A ₀ to A ₁₁ column : A ₀ to A ₇ refresh : A ₀ to A ₁₁ | | | |
| RAS | Row address strobe | | | |
| <u>LCAS</u> | Lower column address strobe | | | |
| UCAS | Upper column address strobe | | | |
| WE | Write enable | | | |
| ŌĒ | Output enable | | | |
| DQ ₁ to DQ ₁₆ | Data Input/Output | | | |
| Vcc | +5.0 volt power supply | | | |
| Vss | Circuit ground | | | |
| N.C. | No connection | | | |





■ FUNCTIONAL TRUTH TABLE

| | Clock Input | | | | | Address Input | | Input/Output Data | | | | | |
|-------------------------------------|-------------|-------------|-------------|------|-----|---------------|---------|---------------------|--------------------------|---------------------|--------------------------|---------|-----------------------------|
| Operation Mode | RAS | LCAC | UCAS | WE | ΟĒ | Daw | Caluman | DQ₁ t | o DQ8 | DQ ₉ t | o DQ ₁₆ | Refresh | Note |
| | KAS | LCAS | UCAS | VV E | OE | Row | Column | Input | Output | Input | Output | | |
| Standby | Н | Н | Н | Χ | Χ | _ | _ | _ | High-Z | _ | High-Z | | |
| Read Cycle | L | L H L | H L L | Н | L | Valid | Valid | _ | Valid High-Z Valid | _ | High-Z Valid Valid | Yes* | trcs ≥ trcs (min.) |
| Write Cycle (Early Write) | L | L H L | H L L | L | Х | Valid | Valid | Valid — Valid | High-Z | — Valid Valid | High-Z | Yes* | twcs≥twcs (min.) |
| Read-Modify- Write Cycle | L | L H L | H L L | H→L | L→H | Valid | Valid | Valid — Valid | Valid High-Z Valid | — Valid Valid | High-Z Valid Valid | Yes* | |
| RAS-only Refresh Cycle | L | Н | Н | Х | Х | Valid | Х | _ | High-Z | _ | High-Z | Yes | |
| CAS-before- RAS Refresh Cycle | L | L | L | Х | Х | Х | Х | _ | High-Z | _ | High-Z | Yes | tcsr≥tcsr (min.) |
| Hidden Refresh Cycle | H→L | L H L | H L L | Н→Х | L | Х | Х | _ | Valid High-Z Valid | _ | High-Z Valid Valid | Yes | Previous data is kept |

X: "H" or "L"

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A_0 to A_{11}) are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 1. First, twelve row address bits are input on pins A_0 -through- A_{11} and latched with the row address strobe (\overline{RAS}) then, eight column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min.) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways – an early write cycle, an $\overline{\text{OE}}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1 to DQ3 is strobed by $\overline{\text{LCAS}}$ and DQ3 to DQ16 is strobed by $\overline{\text{UCAS}}$ and the setup/hold times are referenced to each $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ because $\overline{\text{WE}}$ goes Low before $\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$; thus, input data is strobed by $\overline{\text{WE}}$ and all setup/hold times are referenced to the write-enable signal.

^{*:} It is impossible in Fast Page Mode.

DATA OUTPUTS

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max.) is satisfied.

tcac : from the falling edge of LCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD

(max.).

taa : from column address input when tRAD is greater than tRAD (max.).

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa, and trcd (max.) is satisfied.

The data remains valid until either LCAS / UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 256×16 bits can be accessed and, when multiple MB8116160Bs are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

| Parameter | Symbol | Value | Unit |
|---------------------------------------|-----------|--------------|------|
| Voltage at Any Pin Relative to Vss | VIN, VOUT | -0.5 to +7.0 | V |
| Voltage of Vcc Supply Relative to Vss | Vcc | -0.5 to +7.0 | V |
| Power Dissipation | Po | 1.0 | W |
| Short Circuit Output Current | Іоит | -50 to +50 | mA |
| Operating Temperature | Торе | 0 to +70 | °C |
| Storage Temperature | Тѕтс | -55 to +125 | °C |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Min. | Тур. | Max. | Unit | Ambient Operating Temp. |
|--------------------------------|-------|--------|------|------|------|------|-------------------------|
| Supply Voltage | *1 | Vcc | 4.5 | 5.0 | 5.5 | W | |
| | ı | Vss | 0.0 | 0.0 | 0.0 | v | 0°C to +70°C |
| Input High Voltage, All Inputs | *1 | VIH | 2.4 | _ | 6.5 | V | 0 0 10 +70 0 |
| Input Low Voltage, All Inputs* | *1 | VIL | -0.3 | _ | 0.8 | V | |

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

| | | | , , |
|--|------------------|------|------|
| Parameter | Symbol | Max. | Unit |
| Input Capacitance, Ao to A11 | Cin1 | 5 | pF |
| Input Capacitance, RAS, LCAS, UCAS, WE, OE | C _{IN2} | 5 | pF |
| Input/Output Capacitance, DQ1 to DQ16 | Сра | 7 | pF |

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

| Parameter Note | | | Cumbal | Conditions | | Value | | Unit |
|-----------------------------------|-----------|---------------|-------------------|---|------|-------|------|------|
| | | | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Output High Voltage | *1 | | Vон | Iон = −5.0 mA | 2.4 | _ | _ | V |
| Output Low Voltage | *1 | | Vol | IoL = +4.2 mA | _ | _ | 0.4 | V |
| Input Leakage Current (Any Input) | | | I _{I(L)} | $\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}; \\ 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}; \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$ | -10 | _ | 10 | μА |
| Output Leakage Current | | | IDQ(L) | $0 \text{ V} \le \text{Vout} \le \text{Vcc};$ $4.5 \text{ V} \le \text{Vcc} \le 5.5 \text{ V};$ Data out disabled | -10 | _ | 10 | |
| Operating Current | *2 | MB8116160B-50 | | RAS & LCAS, UCAS | | | 120 | |
| (Average Power Supply Current) | ~2 | MB8116160B-60 | - Icc1 | cycling; trc = min | | | 100 | mA |
| Standby Current (Power Supply | TTL level | | - Icc2 | RAS = LCAS = UCAS = V _{IH} | | | 2.0 | mA |
| Current) | - | CMOS level | - ICC2 | RAS = LCAS = UCAS ≥ Vcc −0.2 V | _ | | 1.0 | mA |
| Refresh Current #1 | *2 | MB8116160B-50 | | LCAS = UCAS = VIH, | | | 120 | A |
| (Average Power Supply Current) | ~2 | MB8116160B-60 | - Іссз | RAS cycling; trc = min | _ | _ | 100 | mA |
| Fast Page Mode | *0 | MB8116160B-50 | | RAS = VIL, LCAS = UCAS | | | 120 | |
| Current | *2 MI | MB8116160B-60 | - Icc4 | cycling; thpc = min | _ | | 100 | mA |
| Refresh Current #2 | ** | MB8116160B-50 | | RAS cycling; | | | 120 | |
| (Average Power Supply Current) | *2 | MB8116160B-60 | - Iccs | CAS-before-RAS; trc = min | | _ | 100 | mA |

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5


| At recommended operating condition | | | | | 3160B-50 | MR8116 | 3160B-60 | |
|------------------------------------|---|---------------|--------------|------|----------|--------|----------|------|
| No. | Parameter | Notes | Symbol | Min. | Max. | Min. | Max. | Unit |
| 1 | Time Between Refresh | | t ref | | 65.6 | | 65.6 | ms |
| 2 | Random Read/Write Cycle Time | | trc | 90 | | 110 | | ns |
| 3 | Read-Modify-Write Cycle Time | | trwc | 126 | _ | 150 | _ | ns |
| 4 | Access Time from RAS | *6,9 | trac | _ | 50 | _ | 60 | ns |
| 5 | Access Time from CAS | *7,9 | tcac | | 15 | | 15 | ns |
| 6 | Column Address Access Time | *8,9 | taa | | 25 | _ | 30 | ns |
| 7 | Output Hold Time | | t on | 3 | _ | 3 | _ | ns |
| 8 | Output Buffer Turn On Delay Time | | ton | 0 | _ | 0 | _ | ns |
| 9 | Output Buffer Turn Off Delay Time | *10 | toff | | 13 | | 15 | ns |
| 10 | Transition Time | | t⊤ | 3 | 50 | 3 | 50 | ns |
| 11 | RAS Precharge Time | | t RP | 30 | _ | 40 | _ | ns |
| 12 | RAS Pulse Width | | tras | 50 | 100000 | 60 | 100000 | ns |
| 13 | RAS Hold Time | | t rsh | 15 | _ | 15 | _ | ns |
| 14 | CAS to RAS Precharge Time | | t CRP | 5 | _ | 5 | _ | ns |
| 15 | RAS to CAS Delay Time | *11,12 | t RCD | 17 | 35 | 20 | 45 | ns |
| 16 | CAS Pulse Width | | tcas | 15 | _ | 15 | _ | ns |
| 17 | CAS Hold Time | | t csH | 50 | _ | 60 | _ | ns |
| 18 | CAS Precharge Time (Normal) | *19 | tcpn | 7 | _ | 10 | _ | ns |
| 19 | Row Address Setup Time | | tasr | 0 | _ | 0 | _ | ns |
| 20 | Row Address Hold Time | | t rah | 7 | _ | 10 | _ | ns |
| 21 | Column Address Setup Time | | tasc | 0 | _ | 0 | _ | ns |
| 22 | Column Address Hold Time | | t CAH | 7 | _ | 10 | _ | ns |
| 23 | Column Address Hold Time from RA | IS | t ar | 24 | _ | 30 | _ | ns |
| 24 | RAS to Column Address Delay Time | *13 | t rad | 12 | 25 | 15 | 30 | ns |
| 25 | Column Address to RAS Lead Time | | tral | 25 | _ | 30 | _ | ns |
| 26 | Column Address to CAS Lead Time | | t CAL | 25 | _ | 30 | _ | ns |
| 27 | Read Command Setup Time | | trcs | 0 | _ | 0 | _ | ns |
| 28 | Read Command Hold Time Referenced to RAS | *14 | t rrh | 0 | _ | 0 | _ | ns |
| 29 | Read Command Hold Time Referenced to CAS | *14 | t rch | 0 | _ | 0 | _ | ns |
| 30 | Write Command Setup Time | *15,20 | twcs | 0 | _ | 0 | _ | ns |
| 31 | Write Command Hold Time | | twcн | 7 | _ | 10 | _ | ns |
| 32 | Write Command Hold Time from RA | S | twcr | 24 | _ | 30 | _ | ns |
| | i e e e e e e e e e e e e e e e e e e e | | | | I. | | 1 | 1 |


(Continued)

(Continued)

| No. | Doromotor Note | s Symbol | | MB8116 | 6160B-50 | MB8116 | 6160B-60 | Unit |
|-----|--|--------------|-----|--------|----------|--------|----------|------|
| NO. | Parameter Note: | SSymb | 100 | Min. | Max. | Min. | Max. | Unit |
| 33 | WE Pulse Width | t wp | | 7 | _ | 10 | _ | ns |
| 34 | Write Command to RAS Lead Time | trwL | - | 13 | _ | 15 | _ | ns |
| 35 | Write Command to CAS Lead Time | tcwL | - | 15 | _ | 15 | _ | ns |
| 36 | DIN Setup Time | t DS | | 0 | _ | 0 | _ | ns |
| 37 | DIN Hold Time | tон | | 7 | _ | 10 | _ | ns |
| 38 | Data Hold Time from RAS | t DHR | 2 | 24 | _ | 30 | _ | ns |
| 39 | RAS to WE Delay Time *2 | 20 trwc |) | 68 | _ | 80 | _ | ns |
| 40 | CAS to WE Delay Time *2 | 20 town |) | 33 | _ | 35 | _ | ns |
| 41 | Column Address to WE Delay Time | 20 tawe |) | 43 | _ | 50 | _ | ns |
| 42 | RAS Precharge Time to CAS Active Time (Refresh Cycles) | t RPC | ; | 5 | _ | 5 | _ | ns |
| 43 | CAS Setup Time for CAS-before-RAS Refresh | t csr | 2 | 0 | _ | 0 | _ | ns |
| 44 | CAS Hold Time for CAS-before-RAS Refresh | t chr | 2 | 10 | _ | 10 | _ | ns |
| 45 | Access Time from OE | *9 toea | ١ | _ | 15 | _ | 15 | ns |
| 46 | Output Buffer Turn Off Delay from *. | 10 toez | 2 | _ | 13 | _ | 15 | ns |
| 47 | OE to RAS Lead Time for Valid Data | toel | | 5 | _ | 5 | _ | ns |
| 48 | OE Hold Time Referenced to WE ** | 16 tоен | 1 | 5 | _ | 5 | _ | ns |
| 49 | OE to Data in Delay Time | toed |) | 13 | _ | 15 | _ | ns |
| 50 | CAS to Data in Delay Time | tcod |) | 13 | _ | 15 | _ | ns |
| 51 | DIN to CAS Delay Time ** | 7 tozc | ; | 0 | _ | 0 | _ | ns |
| 52 | DIN to OE Delay Time ** | 17 tozo |) | 0 | _ | 0 | _ | ns |
| 53 | Fast Page Mode RAS Pulse Width | trasi | Р | _ | 10000 | _ | 10000 | ns |
| 54 | Fast Page Mode Read/Write Cycle Time | t PC | | 35 | _ | 40 | _ | ns |
| 55 | Fast Page Mode Read-Modify-Write Cycle Time | t PRW | С | 73 | _ | 80 | _ | ns |
| 56 | Access Time from CAS Precharge *9, | 18 tcpa | ١ | _ | 30 | _ | 35 | ns |
| 57 | Fast Page Mode CAS Precharge Time | t CP | | 7 | _ | 10 | _ | ns |
| 58 | Fast Page Mode RAS Hold Time from CAS Precharge | trhci | Р | 30 | _ | 35 | _ | ns |
| 59 | Fast Page Mode CAS Precharge to WE Delay Time | 20 tcpwi | D | 48 | _ | 55 | _ | ns |

- Notes: *1. Referenced to Vss.
 - *2. lcc depends on the output load conditions and cycle rates; the specified values are obtained with the output open.
 - Icc depends on the number of address change as $\overline{RAS} = V_{IL} \overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$. Icc1, Icc3 Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$.
 - *3. An initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
 - *4. AC characteristics assume $t_T = 5$ ns.
 - *5. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min.) and V_{IL} (max.).
 - *6. Assumes that trcd ≤ trcd (max.), trad ≤ trad (max.). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown. Refer to Fig. 2 and 3.
 - *7. If $trcd \ge trcd$ (max.), $trad \ge trad$ (max.), and $tasc \ge taa$ tcac $t\tau$, access time is tcac.
 - *8. If trad \geq trad (max.) and tasc \leq taa-tcac-tr, access time is taa.
 - *9. Measured with a load equivalent to two TTL loads and 100 pF.
 - *10. toff and tofz are specified that output buffer change to high-impedance state.
 - *11. Operation within the trcd (max.) limit ensures that trac (max.) can be met. trcd (max.) is specified as a reference point only; if trcd is greater than the specified trcd (max.) limit, access time is controlled exclusively by trac or trac.
 - *12. t_{RCD} (min.) = t_{RAH} (min.) + $2t_{T}$ + t_{ASC} (min.).
 - *13. Operation within the trad (max.) limit ensures that trac (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access tome is controlled exclusively by trac or trad.
 - *14. Either trrh or trch must be satisfied for a read cycle.
 - *15. twcs is specified as a reference point only. If twcs ≥ twcs (min.) the data output pin will remain High-Z state through entire cycle.
 - *16. Assumes that twcs < twcs (min.).
 - *17. Either tozc or tozo must be satisfied.
 - *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and UCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
 - *19. Assumes that CAS-before-RAS refresh.
 - *20. twos, tcwb, trwb, tawb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twos ≥ twos (min.), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If tcwb ≥ tcwb (min.), trwb ≥ trwb (min.), and tawb ≥ tawb (min.), tcpwb ≥ tcpwb (min.), the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwb, tcwb, trab, and tcab specifications.





DESCRIPTION


To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. \overline{LCAS} controls the input/output data on DQ₁ to DQ₈ pins, \overline{UCAS} controls one on DQ₈ to DQ₁₆ pins. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{LCAS}/\overline{UCAS}(t_{CAC})$, $\overline{OE}(t_{DEA})$ or column addresses (tAA) under the following conditions:


If $t_{RCD} > t_{RCD}(max.)$, access time = t_{CAC} .


If $t_{RAD} > t_{RAD}(max.)$, access time = t_{AA} .


If \overline{OE} is brought Low after trac, tcac, or taa(whichever occurs later), access time = toea.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.






















Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4,096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the function of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A_0 through A_{11} are defined by the on-chip refresh counter.

Column Addresses: Bits A₀ through A₇ are defined by latching levels on A₀ to A₇ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4,096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4,096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all $4{,}096$ memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)


| | Parameter | Cumbal | MB8116 | 160B-50 | MB8116 | 160B-60 | I Imit |
|-----|--------------------------|---------------|--------|---------|--------|---------|--------|
| No. | | Symbol - | Min. | Max. | Min. | Max. | Unit |
| 90 | Access Time from CAS | t FCAC | | 45 | | 50 | ns |
| 91 | Column Address Hold Time | t FCAH | 35 | 1 | 35 | _ | ns |
| 92 | CAS to WE Delay Time | trcwd | 63 | 1 | 70 | _ | ns |
| 93 | CAS Pulse width | trcas | 45 | _ | 50 | _ | ns |
| 94 | RAS Hold Time | t FRSH | 45 | _ | 50 | _ | ns |

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.